Bharat, > On FSD platform, gating the reference clock (ref_clk) and putting the > UFS device in reset by asserting the reset signal during UFS suspend, > improves the power savings and ensures the PHY is fully turned off. Applied to 6.18/scsi-staging, thanks! -- Martin K. Petersen
