RE: [PATCH v2 08/10] arm64: dts: exynos: axis: Add initial ARTPEC-8 SoC support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




> -----Original Message-----
> From: Krzysztof Kozlowski <krzk@xxxxxxxxxx>
> Sent: 22 August 2025 12:09
> To: Ravi Patel <ravi.patel@xxxxxxxxxxx>; jesper.nilsson@xxxxxxxx; mturquette@xxxxxxxxxxxx; sboyd@xxxxxxxxxx;
> robh@xxxxxxxxxx; krzk+dt@xxxxxxxxxx; conor+dt@xxxxxxxxxx; s.nawrocki@xxxxxxxxxxx; cw00.choi@xxxxxxxxxxx;
> alim.akhtar@xxxxxxxxxxx; linus.walleij@xxxxxxxxxx; tomasz.figa@xxxxxxxxx; catalin.marinas@xxxxxxx; will@xxxxxxxxxx;
> arnd@xxxxxxxx
> Cc: ksk4725@xxxxxxxxxx; kenkim@xxxxxxxxxx; pjsin865@xxxxxxxxxx; gwk1013@xxxxxxxxxx; hgkim05@xxxxxxxxxx;
> mingyoungbo@xxxxxxxxxx; smn1196@xxxxxxxxxx; pankaj.dubey@xxxxxxxxxxx; shradha.t@xxxxxxxxxxx;
> inbaraj.e@xxxxxxxxxxx; swathi.ks@xxxxxxxxxxx; hrishikesh.d@xxxxxxxxxxx; dj76.yang@xxxxxxxxxxx;
> hypmean.kim@xxxxxxxxxxx; linux-kernel@xxxxxxxxxxxxxxx; linux-arm-kernel@xxxxxxxxxxxxxxxxxxx; linux-samsung-
> soc@xxxxxxxxxxxxxxx; linux-arm-kernel@xxxxxxxx; linux-clk@xxxxxxxxxxxxxxx; devicetree@xxxxxxxxxxxxxxx; linux-
> gpio@xxxxxxxxxxxxxxx; soc@xxxxxxxxxxxxxxx
> Subject: Re: [PATCH v2 08/10] arm64: dts: exynos: axis: Add initial ARTPEC-8 SoC support
> 
> On 21/08/2025 14:32, Ravi Patel wrote:
> > From: SungMin Park <smn1196@xxxxxxxxxx>
> >
> > Add initial device tree support for Axis ARTPEC-8 SoC.
> >
> > This SoC contains 4 Cortex-A53 CPUs and several other peripheral IPs.
> >
> > Signed-off-by: SungMin Park <smn1196@xxxxxxxxxx>
> > Signed-off-by: SeonGu Kang <ksk4725@xxxxxxxxxx>
> > Signed-off-by: Ravi Patel <ravi.patel@xxxxxxxxxxx>
> ...
> 
> > +
> > +	timer {
> > +		compatible = "arm,armv8-timer";
> > +		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
> 
> No CPU mask?

Thanks for review and pointing out.

Yes. You are right.
I will add GIC_CPU_MASK_SIMPLE(4) in next version as this uses GICv2 (gic-400) not GICv3.

This may be carried out from other exynos/fsd platforms

I found below 2 related links.
https://lkml.org/lkml/2025/6/13/1073
https://lkml.org/lkml/2023/11/28/403

Thanks,
Ravi

> 
> > +			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
> > +			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
> > +			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
> > +	};
> > +};
> 
> 
> Best regards,
> Krzysztof





[Index of Archives]     [Linux SoC Development]     [Linux Rockchip Development]     [Linux for Synopsys ARC Processors]    
  • [Linux on Unisoc (RDA Micro) SoCs]     [Linux Actions SoC]     [Linux USB Development]     [Video for Linux]     [Linux Audio Users]     [Linux SCSI]     [Yosemite News]

  •   Powered by Linux