Re: [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subject: Re: [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode
From: Wilfred Mallawa <wilfred.mallawa@xxxxxxx>
Date: Thu, 29 May 2025 08:22:51 +0000
Cc: "linux-pci@xxxxxxxxxxxxxxx" <linux-pci@xxxxxxxxxxxxxxx>, "linux-rockchip@xxxxxxxxxxxxxxxxxxx" <linux-rockchip@xxxxxxxxxxxxxxxxxxx>
In-reply-to: <20250522123958.1518205-2-cassel@kernel.org>
References: <20250522123958.1518205-2-cassel@kernel.org>
Wdcipoutbound: EOP-TRUE

On Thu, 2025-05-22 at 14:39 +0200, Niklas Cassel wrote:
> 
[snip]
>  	/*
Gentle ping :)

Follow-Ups:
- Re: [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode
  - From: manivannan.sadhasivam@xxxxxxxxxx

References:
- [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode
  - From: Niklas Cassel

Prev by Date: Re: [PATCH v3 01/11] PCI/ACPI: Add D3cold Aux Power Limit_DSM method
Next by Date: Re: [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode
Previous by thread: [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode
Next by thread: Re: [PATCH] PCI: dw-rockchip: Delay link training after hot reset in EP mode
Index(es):
- Date
- Thread

[Index of Archives] [DMA Engine] [Linux Coverity] [Linux USB] [Video for Linux] [Linux Audio Users] [Yosemite News] [Linux Kernel] [Linux SCSI] [Greybus]

Powered by Linux